最新无码a∨在线观看,一本av高清一区二区三区,亚洲熟妇色l20p,宅男噜噜69av,中出あ人妻熟女中文字幕

CDCVF111

1:9 差動 LVPECL 時鐘驅(qū)動器; ? Low-Output Skew for Clock-Distribution Applications\n? Differential Low-Voltage Pseudo-ECL (LVPECL) Compatible Inputs and Outputs\n? Distributes Differential Clock Inputs to Nine Differential Clock Outputs\n? Output Reference Voltage (VREF) Allows Distribution From a Single-Ended Clock Input\n? Packaged In a 28-Pin Plastic Chip Carrier;

The differential LVPECL clock-driver circuit distributes one pair of differential LVPECL clock inputs (CLKIN, CLKIN)\\ to nine pairs of differential clock (Y, Y)\\ outputs with minimum skew for clock distribution. It is specifically designed for driving 50- transmission lines.\nThe VREF output can be strapped to the CLKIN\\ input for a single-ended CLKIN input.\n The CDCVF111 is characterized for operation from ?40°C to 85°C.\n \n

CDCVF111

1:9 DIFFERENTIAL LVPECL CLOCK DRIVER

CDCVF111

1:9 DIFFERENTIAL LVPECL CLOCK DRIVER

CDCVF111_13

1:9 DIFFERENTIAL LVPECL CLOCK DRIVER

CDCVF111FN

1:9 DIFFERENTIAL LVPECL CLOCK DRIVER

CDCVF111FN

1:9 DIFFERENTIAL LVPECL CLOCK DRIVER

CDCVF111FNG4

1:9 DIFFERENTIAL LVPECL CLOCK DRIVER

CDCVF111FNR

1:9 DIFFERENTIAL LVPECL CLOCK DRIVER

CDCVF111FNR

1:9 DIFFERENTIAL LVPECL CLOCK DRIVER

CDCVF111FNRG4

1:9 DIFFERENTIAL LVPECL CLOCK DRIVER