最新无码a∨在线观看,一本av高清一区二区三区,亚洲熟妇色l20p,宅男噜噜69av,中出あ人妻熟女中文字幕

CD74HC4040

高速 CMOS 邏輯 12 級(jí)二進(jìn)制計(jì)數(shù)器; ? Fully Static Operation\n? Buffered Inputs\n? Common Reset\n? Negative Edge Pulsing\n? Fanout (Over Temperature Range) - Standard Outputs...10 LSTTL Loads - Bus Driver Outputs...15 LSTTL Loads\n? Wide Operating Temperature Range... -55°C to 125°C\n? Balanced Propagation Delay and Transition Times\n? Significant Power Reduction Compared to LSTTL Logic ICs\n? HC Types - 2V to 6V Operation - High Noise Immunity: NIL = 30%, NIH = 30% of VCC at VCC = 5V\n? HCT Types - 4.5V to 5.5V Operation - Direct LSTTL Input Logic Compatibility, VIL = 0.8V (Max), VIH = 2V (Min) - CMOS Input Compatibility, Il 1μA at VOL, VOH;

The ?HC4040 and ?HCT4040 are 14-stage ripple-carry binary counters. All counter stages are master-slave flip-flops. The state of the stage advances one count on the negative clock transition of each input pulse; a high voltage level on the MR line resets all counters to their zero state. All inputs and outputs are buffered.

CD74HC4040

High Speed CMOS Logic 12-Stage Binary Counter

CD74HC4040

High-Speed CMOS Logic 12-Stage Binary Counter

CD74HC4040

High-Speed CMOS Logic 12-Stage Binary Counter

CD74HC4040E

High Speed CMOS Logic 12-Stage Binary Counter

CD74HC4040E

High-Speed CMOS Logic 12-Stage Binary Counter

CD74HC4040E

High-Speed CMOS Logic 12-Stage Binary Counter

CD74HC4040EE4

High-Speed CMOS Logic 12-Stage Binary Counter

CD74HC4040EE4

High-Speed CMOS Logic 12-Stage Binary Counter

CD74HC4040M

High-Speed CMOS Logic 12-Stage Binary Counter