最新无码a∨在线观看,一本av高清一区二区三区,亚洲熟妇色l20p,宅男噜噜69av,中出あ人妻熟女中文字幕

CD74HC166

高速 CMOS 邏輯 8 位并行輸入/串行輸出移位寄存器; ? Buffered Inputs\n? Fanout (Over Temperature Range) \n? Standard Outputs...10 LSTTL Loads\n? Bus Driver Outputs...15 LSTTL Loads\n \n? Wide Operating Temperature Range . . . -55°C to 125°C\n? Balanced Propagation Delay and Transition Times\n? Significant Power Reduction Compared to LSTTL Logic ICs\n? HC Types \n? 2V to 6V Operation\n? High Noise Immunity: NIL = 30%, NIH = 30% of VCC at VCC = 5V\n \n? HCT Types \n? 4.5V to 5.5V Operation\n? Direct LSTTL Input Logic Compatibility, VIL = 0.8V (Max), VIH = 2V (Min)\n \n Data sheet acquired from Harris Semiconductor;

The ?HC166 and ?HCT166 8-bit shift register is fabricated with silicon gate CMOS technology. It possesses thelow power consumption of standard CMOS integrated circuits, and can operate at speeds comparable to the equivalent low powerSchottky device.\n\n The ?HCT166 is functionally and pin compatible with the standard ?LS166.\n\n The 166 is an 8-bit shift register that has fully synchronous serial or parallel data entry selected by an active LOWParallel Enable (PE\\) input. When the PE\\ is LOW one setup time before the LOW-to-HIGH clock transition, parallel data isentered into the register. When PE\\ is HIGH, data is entered into the internal bit position Q0 from Serial Data Input (DS),and the remaining bits are shifted one place to the right (Q0 → Q1 → Q2, etc.) with each positive-going clocktransition. For expansion of the register in parallel to serial converters, the Q7 output is connected to the DS inputof the succeeding stage.\n\n The clock input is a gated OR structure which allows one input to be used as an active LOW Clock Enable (CE\\) input. Thepin assignment for the CP and CE\\ inputs is arbitrary and can be reversed for layout convenience. The LOW-to-HIGH transitionof CE\\ input should only take place while the CP is HIGH for predictable operation.\n\n A LOW on the Master Reset (MR\\) input overrides all other inputs and clears the register asynchronously, forcing allbit positions to a LOW state.

CD74HC166

High-Speed CMOS Logic 8-Bit Parallel-In/Serial-Out Shift Register

CD74HC166

High-Speed CMOS Logic 8-Bit Parallel-In/Serial-Out Shift Register

CD74HC166E

High-Speed CMOS Logic 8-Bit Parallel-In/Serial-Out Shift Register

CD74HC166E

High-Speed CMOS Logic 8-Bit Parallel-In/Serial-Out Shift Register

CD74HC166EE4

High-Speed CMOS Logic 8-Bit Parallel-In/Serial-Out Shift Register

CD74HC166EE4

High-Speed CMOS Logic 8-Bit Parallel-In/Serial-Out Shift Register

CD74HC166M

High-Speed CMOS Logic 8-Bit Parallel-In/Serial-Out Shift Register

CD74HC166M

High-Speed CMOS Logic 8-Bit Parallel-In/Serial-Out Shift Register

CD74HC166M96

High-Speed CMOS Logic 8-Bit Parallel-In/Serial-Out Shift Register