最新无码a∨在线观看,一本av高清一区二区三区,亚洲熟妇色l20p,宅男噜噜69av,中出あ人妻熟女中文字幕

CD74HC137

High-Speed CMOS Logic, 3- to 8-Line Decoder/Demultiplexer with Address Latches

Features ?SelectOneofEightDataOutputs -ActiveLowforCD74HC137andCD74HCT137 -ActiveHighfor’HC237andCD74HCT237 ?l/OPortorMemorySelector ?TwoEnableInputstoSimplifyCascading ?TypicalPropagationDelayof13nsatVCC=5V, 15pF,TA=25oC(CD74HC237) ?Fanout(Over

CD74HC137

具有地址鎖存器的高速 CMOS 邏輯 3 至 8 線路解碼器/多路解復(fù)用器; ? Select One of Eight Data Outputs \n? Active Low for CD74HC137 and CD74HCT137\n? Active High for ’HC237 and CD74HCT237\n \n? I/O Port or Memory Selector\n? Two Enable Inputs to Simplify Cascading\n? Typical Propagation Delay of 13ns at VCC = 5V, 15pF, TA = 25°C (CD74HC237)\n? Fanout (Over Temperature Range) \n? Standard Outputs. . . . 10 LSTTL Loads\n? Bus Driver Outputs. . . . 15 LSTTL Loads\n \n? Wide Operating Temperature Range . . . –55°C to 125°C\n? Balanced Propagation Delay and Transition Times\n? Significant Power Reduction Compared to LSTTL Logic ICs\n? HC Types \n? 2V to 6V Operation\n? High Noise Immunity: NIL = 30%, NIH = 30%, of VCC at VCC = 5V\n \n? HCT Types \n? 4.5V to 5.5V Operation\n? Direct LSTTL Input Logic Compatibility, VIL = 0.8V (Max), VIH = 2V (Min)\n? CMOS Input Compatibility, Il 1μA at VOL, VOH\n \n Data sheet acquired from Harris Semiconductor;

The CD74HC137, CD74HCT137, ?HC237, and CD74HCT237 are high speed silicon gate CMOS decoders well suited to memory address decoding or data routing applications. Both circuits feature low power consumption usually associated with CMOS circuitry, yet have speeds comparable to low power Schottky TTL logic.\n\n Both circuits have three binary select inputs (A0, A1 and A2) that can be latched by an active High Latch Enable (LE) signal to isolate the outputs from select-input changes. A \"Low\" LE makes the output transparent to the input and the circuit functions as a one-of-eight decoder. Two Output Enable inputs (OE\\1 and OE0) are provided to simplify cascading and to facilitate demultiplexing. The demultiplexing function is accomplished by using the A0, A1, A2 inputs to select the desired output and using one of the other Output Enable inputs as the data input while holding the other Output Enable input in its active state. In the CD74HC137 and CD74HCT137 the selected output is a \"Low\"; in the ?HC237 and CD74HCT237 the selected output is a \"High\".

CD74HC137

High Speed CMOS Logic, 3-to-8 Line Decoder Demultiplexer with Address Latches

CD74HC137

High-Speed CMOS Logic, 3- to 8-Line Decoder/Demultiplexer with Address Latches

CD74HC137

High-Speed CMOS Logic, 3- to 8-Line Decoder/Demultiplexer with Address Latches

CD74HC137

High-Speed CMOS Logic, 3- to 8-Line Decoder/Demultiplexer with Address Latches

CD74HC137

High Speed CMOS Logic, 3-to-8 Line Decoder Demultiplexer with Address Latches

CD74HC137

High-Speed CMOS Logic, 3- to 8-Line Decoder/Demultiplexer with Address Latches

CD74HC137_V01

High-Speed CMOS Logic, 3- to 8-Line Decoder/Demultiplexer with Address Latches

Features ?SelectOneofEightDataOutputs -ActiveLowforCD74HC137andCD74HCT137 -ActiveHighfor’HC237andCD74HCT237 ?l/OPortorMemorySelector ?TwoEnableInputstoSimplifyCascading ?TypicalPropagationDelayof13nsatVCC=5V, 15pF,TA=25oC(CD74HC237) ?Fanout(Over

CD74HC137E

絲?。?a target="_blank" title="Marking" href="/cd74hc137e/marking.html">CD74HC137E；Package：PDIP；High-Speed CMOS Logic, 3- to 8-Line Decoder/Demultiplexer with Address Latches

Features ?SelectOneofEightDataOutputs -ActiveLowforCD74HC137andCD74HCT137 -ActiveHighfor’HC237andCD74HCT237 ?l/OPortorMemorySelector ?TwoEnableInputstoSimplifyCascading ?TypicalPropagationDelayof13nsatVCC=5V, 15pF,TA=25oC(CD74HC237) ?Fanout(Over