最新无码a∨在线观看,一本av高清一区二区三区,亚洲熟妇色l20p,宅男噜噜69av,中出あ人妻熟女中文字幕

CD74AC299

具有常見(jiàn)的并行 I/O 引腳和異步復(fù)位的 8 輸入通用移位/存儲(chǔ)寄存器; ? Buffered Inputs\n? Typical propagation delay: 6 ns @ VCC = 5 V, TA = 25°C, CL = 50 pF\n? Exceeds 2-kV ESD Protection - MIL-STD-883, Method 3015\n? SCR-Latchup-resistant CMOS process and circuit design\n? Speed of bipolar FAST*/AS/S with significantly reduced power consumption\n? Balanced propagation delays\n? AC types feature 1.5-V to 5.5-V operation and balanced noise immunity at 30% of the supply\n? ±24-mA output drive current -Fanout to 15 FAST* ICs -Drives 50-ohm transmission lines\n? Characterized for operation from ?40° to 85°C\n *FAST is a Registered Trademark of Fairchild Semiconductor Corp.;

The RCA CD54/74AC299 and CD54/74AC323 and the CD54/74ACT299 and CD54/74ACT323 are 3-state, 8-input universal shift/storage registers with common parallel I/O pins. These devices use the RCA ADVANCED CMOS technology. These registers have four synchronous-operating modes controlled by the two select inputs as shown in the Mode Select (S0, S1) table. The Mode Select, the Serial Data (DSO, DS7), and the Parallel Data (I/O0 - I/O7) respond only to the LOW-TO-HIGH transition of the clock (CP) pulse. S0, S1 and Data inputs must be present one setup time prior to the positive transition of the clock.\n With the CD54/74AC/ACT 299, the Master Reset (MR\\) is an asynchronous active-LOW input. When MR\\ is LOW, the register is cleared regardless of the status of all other inputs. With the CD54/74AC/ACT323, the Master Reset (MR\\) clears the register in sync with the clock input. The register can be expanded by cascading the same units by tying the serial output (QO) to the serial data (DS7) input of the preceding register, and tying the serial output (Q7) to the serial data (DSO) input of the following register. Recirculating the (n x 8) bits is accomplished by tying the Q7 of the last stage to the DSO of the first stage.\n The 3-state input/output (I/O) port has three modes of operation:\n Both Output enable (OE1\\ and OE2\\) inputs are LOW and S0 and S1 or both are LOW; the data in the register is present at the eight outputs. When both S0 and S1 are HIGH, I/O terminals are in the high-impedance state but being input ports, ready for parallel data to be loaded into eight registers with one clock transition regardless of the status of OE1\\ and OE2\\. Either one of the two Output Enable inputs being HIGH will force I/O terminals to be in the off state. It is noted that each I/O terminal is a 3-state output and a CMOS buffer input. The CD74AC/ACT299 and CD74AC/ACT323 are supplied in 20-lead dual-in-line plastic packages (E suffix) and in 20-lead dual-in-line small-outline plastic packages (M suffix). Both package types are operable over the following temperature ranges: Commercial (0 to 70°C); Industrial (-40 to +85°C); and Extended Industrial/Military (-55 to +125°C).\n The CD54AC/ACT299 and CD54AC/ACT323, available in chip form (H suffix), are operable over the -55 to +125°C temperature range.\n \n

CD74AC299

8-INPUT UNIVERSAL SHIFT/STORAGE REGISTER WITH COMMON PARALLEL I/O PINS

CD74AC299

8-Input Universal Shift Storage Register with Common Parallel

CD74AC299M96

8-INPUT UNIVERSAL SHIFT/STORAGE REGISTER WITH COMMON PARALLEL I/O PINS

CD74AC299M96

8-Input Universal Shift Storage Register with Common Parallel

CD74AC299M96E4

8-INPUT UNIVERSAL SHIFT/STORAGE REGISTER WITH COMMON PARALLEL I/O PINS

CD74AC299M96E4

8-Input Universal Shift Storage Register with Common Parallel

CD74AC299M96G4

8-Input Universal Shift Storage Register with Common Parallel

CD74AC299M96

Package：20-SOIC（0.295"，7.50mm 寬）；包裝：卷帶（TR）剪切帶（CT）Digi-Reel? 得捷定制卷帶 功能：通用 類別：集成電路（IC） 移位寄存器 描述：IC 8BIT SHIFT/STOR REGSTR 20SOIC