最新无码a∨在线观看,一本av高清一区二区三区,亚洲熟妇色l20p,宅男噜噜69av,中出あ人妻熟女中文字幕

CD54HCT174F

Marking：CD54HCT174F；Package：CDIP；High-Speed CMOS Logic Hex D-Type Flip-Flop with Reset

Features ?BufferedPositiveEdgeTriggeredClock ?AsynchronousCommonReset ?Fanout(OverTemperatureRange) -StandardOutputs...............10LSTTLLoads -BusDriverOutputs.............15LSTTLLoads ?WideOperatingTemperatureRange...-55oCto125o

CD54HCT174F.A

Marking：CD54HCT174F；Package：CDIP；High-Speed CMOS Logic Hex D-Type Flip-Flop with Reset

Features ?BufferedPositiveEdgeTriggeredClock ?AsynchronousCommonReset ?Fanout(OverTemperatureRange) -StandardOutputs...............10LSTTLLoads -BusDriverOutputs.............15LSTTLLoads ?WideOperatingTemperatureRange...-55oCto125o

CD54HCT280F3A

Marking：CD54HCT280F3A；Package：CDIP；High-Speed CMOS Logic 9-Bit Odd/Even Parity Generator/Checker

Features ?TypicalPropagationDelay=17nsatVCC=5V, CL=15pF,TA=25oC ?ReplacesLS180Types ?EasilyCascadable ?Fanout(OverTemperatureRange) -StandardOutputs...............10LSTTLLoads -BusDriverOutputs.............15LSTTLLoads ?WideOp

CD54HCT280F3A.A

Marking：CD54HCT280F3A；Package：CDIP；High-Speed CMOS Logic 9-Bit Odd/Even Parity Generator/Checker

Features ?TypicalPropagationDelay=17nsatVCC=5V, CL=15pF,TA=25oC ?ReplacesLS180Types ?EasilyCascadable ?Fanout(OverTemperatureRange) -StandardOutputs...............10LSTTLLoads -BusDriverOutputs.............15LSTTLLoads ?WideOp

CD54HCT4051F3A

Marking：CD54HCT4051F3A；Package：CDIP；CDx4HC405x, CDx4HCT405x High-Speed CMOS Logic Analog Multiplexers and Demultiplexers

1Features 1?WideAnalogInputVoltageRange:±5-VMaximum ?LowON-Resistance –70-ΩTypical(VCC–VEE=4.5V) –40-ΩTypical(VCC–VEE=9V) ?LowCrosstalkBetweenSwitches ?FastSwitchingandPropagationSpeeds ?Break-Before-MakeSwitching ?WideOperatingTemperatureRange: –5

CD54HCT4075F3A

Marking：CD54HCT4075F3A；Package：CDIP；CDx4HCT4075 Triple 3-Input OR Gates

1Features ?LSTTLinputlogiccompatible –VIL(max)=0.8V,VIH(min)=2V ?CMOSinputlogiccompatible –II≤1μAatVOL,VOH ?Bufferedinputs ?4.5Vto5.5Voperation ?Wideoperatingtemperaturerange: -55°Cto+125°C ?Supportsfanoutupto10LSTTLloads ?Significantpowerr

CD54HCT4538F3A.A

Marking：CD54HCT4538F3A；Package：CDIP；High-Speed CMOS Logic Dual Retriggerable Precision Monostable Multivibrator

Features ?Retriggerable/ResettableCapability ?TriggerandResetPropagationDelaysIndependentof RX,CX ?TriggeringfromtheLeadingorTrailingEdge ?QandQBufferedOutputsAvailable ?SeparateResets ?WideRangeofOutputPulseWidths ?SchmittTriggerInputonAandBInputs ?

CD54HCT533F3A

Marking：CD54HCT533F3A；Package：CDIP；High-Speed CMOS Logic Octal Inverting Transparent Latch, Three-State Outputs

Features ?CommonLatch-EnableControl ?CommonThree-StateOutputEnableControl ?BufferedInputs ?Three-StateOutputs ?BusLineDrivingCapacity ?TypicalPropagationDelay=13nsatVCC=5V, CL=15pF,TA=25oC(DatatoOutput) ?Fanout(OverTemperatureRange) -StandardOutputs

CD54HCT533F3A.A

Marking：CD54HCT533F3A；Package：CDIP；High-Speed CMOS Logic Octal Inverting Transparent Latch, Three-State Outputs

Features ?CommonLatch-EnableControl ?CommonThree-StateOutputEnableControl ?BufferedInputs ?Three-StateOutputs ?BusLineDrivingCapacity ?TypicalPropagationDelay=13nsatVCC=5V, CL=15pF,TA=25oC(DatatoOutput) ?Fanout(OverTemperatureRange) -StandardOutputs

CD54HC73F

Marking：CD54HC73F；Package：CDIP；Dual J-K Flip-Flop with Reset Negative-Edge Trigger