最新无码a∨在线观看,一本av高清一区二区三区,亚洲熟妇色l20p,宅男噜噜69av,中出あ人妻熟女中文字幕

CD4516B-MIL

CMOS 可預(yù)置二進(jìn)制加/減計(jì)數(shù)器; ? Medium-speed operation - fCL = 8 NHz typ. at 10 V\n? Synchronous internal carry propagation\n? Reset and Preset capability\n? 100% tested for quiescent current at 20 V\n? 5-V, 10-V, and 15-V parametric ratings\n? Standardized, symmetrical output characteristics\n? Maximum input current of 1 μA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C\n? Noise margin (full package-temperature range) = ????????1 V at VDD = 5 V ????????2 V at VDD = 10 V ?????2.5 V at VDD = 15 V\n? Meets all requirements of JEDEC Tentative Standard No. 13B, \"Standard Specifications for Description of ’B’ Series CMOS Devices\"\n? Applications: \n? Up/Down difference counting\n? Multistage synchronous counting\n? Multistage ripple counting\n? Synchronous frequency dividers\n \n CD4510B ---BCD Type CD4516B ---Binary Type;

CD4510B Presettable BCD Up/Down Counter and the CD4516 Presettable Binary Up/Down Counter consist of four synchronously clocked D-type flip-flops (with a gating structure to provide T-type flip-flop capability) connected as counters. These counters can be cleared by a high level on the RESET line, and can be preset to any binary number present on the jam inputs by a high level on the PRESET ENABLE line. The CD4510B will count out of non-BCD counter states in a maximum of two clock pulses in the up mode, and a maximum of four clock pulses in the down mode.\n\n If the CARRY-IN input is held low, the counter advances up or down on each positive-going clock transition. Synchronous cascading is accomplished by connecting all clock inputs in parallel and connecting the CARRY-OUT of a less significant stage to the CARRY-IN of a more significant stage.\n\n The CD4510B and CD4516B can be cascaded in the ripple mode by connecting the CARRY-OUT to the clock of the next stage. If the UP/DOWN input changes during a terminal count, the CARRY-OUT must be gated with the clock, and the UP/DOWN input must change while the clock is high. This method provides a clean clock signal to the subsequent counting stage. (See Fig.15).\n\n These devices are similar to types MC14510 and MC14516.\n\n The CD4510B and CD4516B types are supplied in 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (NSR suffix), and 16-lead thin shrink small-outline packages (PW and PWR suffixes). The CD4516B types also are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix).

CD4516B-MIL

Cmos Presettable Up/Down Counters

CD4516BMS

CMOSPresettableUp/DownCounters

CD4510BMSPresettableBCDUp/DownCounterandtheCD4516BMSPresettableBinaryUp/DowncounterconsistoffoursynchronouslyclockedD-typeflip-flops(withagatingstructuretoprovideT-typeflip-flopcapability)connectedascounters.ThesecounterscanbeclearedbyahighlevelontheRESET

CD4516BNSR

CMOSPRESETTABLEUP/DOWNCOUNTERS

CD4516BNSR

CmosPresettableUp/DownCounters