最新无码a∨在线观看,一本av高清一区二区三区,亚洲熟妇色l20p,宅男噜噜69av,中出あ人妻熟女中文字幕

CD4073BMS

CMOS AND Gate

Description CD4073BMS,CD4081BMSandCD4082BMSANDgatesprovidethesystemdesignerwithdirectimplementationoftheANDfunctionandsupplementtheexistingfamilyofCMOSgates. Features ?High-VoltageTypes(20VRating) ?CD4073BMSTriple3-InputANDGate ?CD4081BMSQuad2-I

CD4073BMS

CMOS AND Gate

Features ?High-VoltageTypes(20VRating) ?CD4073BMSTriple3-InputANDGate(Nolonger availableorsupported) ?CD4081BMSQuad2-InputANDGate ?CD4082BMSDual4-InputANDGate(Nolonger availableorsupported) ?MediumSpeedOperation: -tPLH,tPHL=60ns(typ)atVDD=10V ?100T

CD4073BMS

CMOS AND Gate; ? High-Voltage Types (20V Rating)\n? CD4073BMS Triple 3-Input AND Gate\n? CD4081BMS Quad 2-Input AND Gate\n? CD4082BMS Dual 4-Input AND Gate\n? Medium Speed Operation:\n- tPLH, tPHL = 60ns (typ) at VDD = 10V\n? 100% Tested for Quiescent Current at 20V\n? Maximum Input Current of 1μA at 18V Over Full Package Temperature Range; 100nA at 18V and +25°C\n? Noise Margin (Over Full Package Temperature Range):\n- 1V at VDD = 5V\n- 2V at VDD = 10V\n- 2.5V at VDD = 15V\n? Standardized Symmetrical Output Characteristics\n? 5V, 10V and 15V Parametric Ratings\n? Meets All Requirements of JEDEC Tentative Standard No. 13B, “Standard Specifications for Description of ‘B’ Series CMOS Devices”;

Description\nCD4073BMS, CD4081BMS and CD4082BMS AND gates provide the system designer with direct implementation of the AND function and supplement the existing family of CMOS gates.

CD4073BMT

CMOSANDGATES

CD4073BMT

CMOSANDGates

CD4073BMT

CMOSANDGates

CD4073BNSR

CMOSANDGates

CD4073BNSR

CMOSANDGATES

CD4073BNSR

CMOSANDGates

CD4073BPW

CMOSANDGATES