最新无码a∨在线观看,一本av高清一区二区三区,亚洲熟妇色l20p,宅男噜噜69av,中出あ人妻熟女中文字幕

CD4018

CMOS 4 Bit Arithmetic Logic Unit

Description TheCD40181BMSisalowpowerfourbitparallelarithmeticlogicunit(ALU)capableofproviding16binaryarithmeticoperationsontwofour-bitwordsand16logicalfunctionsoftwoBooleanvariables.ThemodecontrolinputMselectslogical(M=High)orarithmetic(M=Low)opera

CD4018

CMOS Look-Ahead Carry Generator

Description TheCD40182BMSisahigh-speedlook-aheadcarrygeneratorcapableofanticipatingacarryacrossfourbinaryaddersorgroupsofadders.TheCD40182BMSiscascadabletoperformfulllook-aheadacrossn-bitadders.Carry,propagate-carry,andgenerate-carryfunctionsareprovidedas

CD4018

CMOS Presettable Divide-By- N Counter; ? High Voltage Type (20V Rating)\n? Medium Speed Operation 10MHz (typ.) at VDD - VSS = 10V\n? Fully Static Operation\n? 100% Tested for Quiescent Current at 20V\n? Standardized Symmetrical Output Characteristics\n? 5V, 10V and 15V Parametric Ratings\n? Maximum Input Current of 1μa at 18V Over Full Package-Temperature Range;\n- 100nA at 18V and 25°C\n? Noise Margin (Over Full Package Temperature Range):\n- 1V at VDD = 5V\n- 2V at VDD = 10V\n- 2.5V at VDD = 15V\n? Meets All Requirements of JEDEC Tentative Standard No. 13B, “Standard Specifications for Description of ‘B’ Series CMOS Devices”;

Description\nCD4018BMS types consist of 5 Johnson-Counter stages, buffered Q outputs from each stage, and counter preset control gating.

CD4018

CMOS PRESETTABLE DIVIDE-BY-N COUNTER

CD40181

CMOS 4 Bit Arithmetic Logic Unit

Description TheCD40181BMSisalowpowerfourbitparallelarithmeticlogicunit(ALU)capableofproviding16binaryarithmeticoperationsontwofour-bitwordsand16logicalfunctionsoftwoBooleanvariables.ThemodecontrolinputMselectslogical(M=High)orarithmetic(M=Low)opera

CD40181BMS

CMOS 4 Bit Arithmetic Logic Unit

Description TheCD40181BMSisalowpowerfourbitparallelarithmeticlogicunit(ALU)capableofproviding16binaryarithmeticoperationsontwofour-bitwordsand16logicalfunctionsoftwoBooleanvariables.ThemodecontrolinputMselectslogical(M=High)orarithmetic(M=Low)opera

CD40182

CMOS Look-Ahead Carry Generator

Description TheCD40182BMSisahigh-speedlook-aheadcarrygeneratorcapableofanticipatingacarryacrossfourbinaryaddersorgroupsofadders.TheCD40182BMSiscascadabletoperformfulllook-aheadacrossn-bitadders.Carry,propagate-carry,andgenerate-carryfunctionsareprovidedas

CD40182

CMOS Look-Ahead Carry Generator; ? High Voltage Type (20V Rating)\n? Generates High-Speed Carry Across Four Adders or Adder Groups\n? High-Speed Operation\n- tPHL, tPLH =100 ns (typ) at VDD = 10V\n? Cascadable for Fast Carries Over N Bits\n? Designed for Use with CD40181BMS ALU\n? 100% Tested for Quiescent Current at 20V\n? 5V, 10V and 15V Parametric Ratings\n? Standardized Symmetrical Output Characteristics\n? Maximum Input Current of 1μA at 18V Over Full Pack\nage Temperature Range; 100nA at 18V and +25°C\n? Noise Margin (Over Full Package/Temperature Range)\n- 1V at VDD = 5V\n- 2V at VDD = 10V\n- 2.5V at VDD = 15V\n? Meets All Requirements of JEDEC Tentative Standard No. 13B, “Standard Specifications for Description of ‘B’ Series CMOS Devices”;

Description\nThe CD40182BMS is a high-speed look-ahead carry gener ator capable of anticipating a carry across four binary adders or groups of adders. The CD40182BMS is cascadable to perform full look-ahead across n-bit adders. Carry, propagate-carry, and generate-carry functions are provided as enumerated in the terminal designation below.

CD40182BMS

CMOS Look-Ahead Carry Generator

Description TheCD40182BMSisahigh-speedlook-aheadcarrygeneratorcapableofanticipatingacarryacrossfourbinaryaddersorgroupsofadders.TheCD40182BMSiscascadabletoperformfulllook-aheadacrossn-bitadders.Carry,propagate-carry,andgenerate-carryfunctionsareprovidedas

CD4018B

CMOS 可預(yù)置 N 分頻計數(shù)器; ? Medium speed operation……10 MHz (typ.) at VDD – VSS = 10 V\n? Fully static operation\n? 100% tested for quiescent current at 20 V\n? Standardized, symmetrical output characteristics\n? 5-V, 10-V, and 15-V parametric ratings\n? Maximum input current of 1 μA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C\n? Noise margin (full package-temperature range) = ????????1 V at VDD = 5 V ????????2 V at VDD = 10 V ?????2.5 V at VDD = 15 V\n? Meets all requirements of JEDEC Tentative Standard No. 13B, \"Standard Specifications for Description of ’B’ Series CMOS Devices\"\n? Applications: \n? Fixed and programmable divide-by-10, 9, 8, 7, 6, 5, 4, 3, 2 counters\n? Fixed and programmable counters greater than 10\n? Programmable decade counters\n? Divide-by-\"N\" counters/frequency synthesizers\n? Frequency division\n? Counter control/timers;

CD4018B types consist of 5 Johnson-Counter stages, buffered Q outputs from each stage, and counter preset control gating. CLOCK, RESET, DATA, PRESET ENABLE, and 5 individual JAM inputs are provided. Divide by 10, 8, 6, 4, or 2 counter configurations can be implemented by feeding the Q\\5, Q\\4, Q\\3, Q\\2, Q\\1 signals, respectively, back to the DATA input. Divide-by-9, 7, 5, or 3 counter configurations can be implemented by the use of a CD4011B to gate the feedback connection to the DATA input. Divide-by functions grater than 10 can be achieved by use of multiple CD4018B units. The counter is advanced one count at the positive clock-signal transition.. Schmitt Trigger action on the clock line permits unlimited clock rise and fall times. A high RESET signal clear the counter to an all-zero condition. A high PRESET-ENABLE signal allows information on the JAM inputs to preset the counter. Anti-lock gating is provided to assure the proper counting sequence.\n\n The CD4018B types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix),16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (M, M96, MT, and NSR suffixes),and 16-lead thin shrink small-outline packages (PW and PWR suffixes).