首頁(yè)>AV16823DGG>規(guī)格書(shū)詳情
AV16823DGG中文資料飛利浦?jǐn)?shù)據(jù)手冊(cè)PDF規(guī)格書(shū)
| 廠商型號(hào) |
AV16823DGG |
| 功能描述 | 18-bit bus-interface D-type flip-flop with reset and enable 3-State |
| 文件大小 |
99.78 Kbytes |
| 頁(yè)面數(shù)量 |
12 頁(yè) |
| 生產(chǎn)廠商 | PHI |
| 中文名稱 | 飛利浦 |
| 數(shù)據(jù)手冊(cè) | |
| 更新時(shí)間 | 2025-9-1 23:00:00 |
| 人工找貨 | AV16823DGG價(jià)格和庫(kù)存，歡迎聯(lián)系客服免費(fèi)人工找貨 |
相關(guān)芯片規(guī)格書(shū)
更多AV16823DGG規(guī)格書(shū)詳情
DESCRIPTION
The 74ALVT16823 18-bit bus interface register is designed to eliminate the extra packages required to buffer existing registers and provide extra data width for wider data/address paths of buses carrying parity.
FEATURES
? Two sets of high speed parallel registers with positive edge-triggered D-type flip-flops
? 5V I/O Compatible
? Ideal where high speed, light loading, or increased fan-in are required with MOS microprocessors
? Live insertion/extraction permitted
? Power-up 3-State
? Power-up Reset
? No bus current loading when output is tied to 5 V bus
? Output capability: +64mA/–32mA
? Latch-up protection exceeds 500mA per Jedec Std 17
? ESD protection exceeds 2000 V per MIL STD 883 Method 3015 and 200 V per Machine Model
? Bus hold data inputs eliminate the need for external pull-up resistors to hold unused inputs
| 供應(yīng)商 | 型號(hào) | 品牌 | 批號(hào) | 封裝 | 庫(kù)存 | 備注 | 價(jià)格 |
|---|---|---|---|---|---|---|---|
BOURNS |
24+ |
0805 |
7350 |
現(xiàn)貨供應(yīng),當(dāng)天可交貨!免費(fèi)送樣,原廠技術(shù)支持!!! |
詢價(jià) | ||
BOURNS/伯恩斯 |
25+ |
SMD |
880000 |
明嘉萊只做原裝正品現(xiàn)貨 |
詢價(jià) | ||
STACKPOLE |
15+Rohs |
SMD |
389800 |
一級(jí)質(zhì)量保證長(zhǎng)期穩(wěn)定提供貨優(yōu)價(jià)美 |
詢價(jià) | ||
STACKPOLE |
23+ |
SMD |
389800 |
原廠授權(quán)代理,海外優(yōu)勢(shì)訂貨渠道?？商峁┐罅繋?kù)存,詳 |
詢價(jià) | ||
24+ |
N/A |
52000 |
一級(jí)代理-主營(yíng)優(yōu)勢(shì)-實(shí)惠價(jià)格-不悔選擇 |
詢價(jià) | |||
BOURNS |
24+ |
con |
352055 |
優(yōu)勢(shì)庫(kù)存,原裝正品 |
詢價(jià) |
