AGLN250Z1中文資料美高森美數據手冊PDF規(guī)格書
相關芯片規(guī)格書
更多- AGLN250V5-ZVQG100I
- AGLN250V5-ZVQG100PP
- AGLN250V5-ZVQG100Y
- AGLN250V5-ZVQG100YI
- AGLN250V5-ZVQG81
- AGLN250V5-ZVQG81I
- AGLN250V5-ZVQG81PP
- AGLN250V5-ZVQG81Y
- AGLN250V5-ZVQG81YI
- AGLN250V5-ZVQ100
- AGLN250V5-ZVQ100I
- AGLN250V5-ZVQ100PP
- AGLN250V5-ZVQ100Y
- AGLN250V5-ZVQ100YI
- AGLN250V5-ZVQ100YPP
- AGLN250V5-ZVQ81
- AGLN250V5-ZVQ81I
- AGLN250V5-ZVQ81PP
AGLN250Z1規(guī)格書詳情
Features and Benefits
Low Power
? nanoPower Consumption—Industry’s Lowest Power
? 1.2 V to 1.5 V Core Voltage Support for Low Power
? Supports Single-Voltage System Operation
? Low Power Active FPGA Operation
? Flash*Freeze Technology Enables Ultra-Low Power
Consumption while Maintaining FPGA Content
? Easy Entry to / Exit from Ultra-Low Power Flash*Freeze Mode
Small Footprint Packages
? As Small as 3x3 mm in Size
Wide Range of Features
? 10,000 to 250,000 System Gates
? Up to 36 kbits of True Dual-Port SRAM
? Up to 71 User I/Os
Reprogrammable Flash Technology
? 130-nm, 7-Layer Metal, Flash-Based CMOS Process
? Live-at-Power-Up (LAPU) Level 0 Support
? Single-Chip Solution
? Retains Programmed Design When Powered Off
? 250 MHz (1.5 V systems) and 160 MHz (1.2 V systems) System
Performance
In-System Programming (ISP) and Security
? ISP Using On-Chip 128-Bit Advanced Encryption Standard
(AES) Decryption via JTAG (IEEE 1532–compliant)
? FlashLock? Designed to Secure FPGA Contents
? 1.2 V Programming
High-Performance Routing Hierarchy
? Segmented, Hierarchical Routing and Clock Structure
Advanced I/Os
? 1.2 V, 1.5 V, 1.8 V, 2.5 V, and 3.3 V Mixed-Voltage Operation
? Bank-Selectable I/O Voltages—up to 4 Banks per Chip
? Single-Ended I/O Standards: LVTTL, LVCMOS
3.3 V / 2.5 V / 1.8 V / 1.5 V / 1.2 V
? Wide Range Power Supply Voltage Support per JESD8-B,
Allowing I/Os to Operate from 2.7 V to 3.6 V
? Wide Range Power Supply Voltage Support per JESD8-12,
Allowing I/Os to Operate from 1.14 V to 1.575 V
? I/O Registers on Input, Output, and Enable Paths
? Selectable Schmitt Trigger Inputs
? Hot-Swappable and Cold-Sparing I/Os
? Programmable Output Slew Rate and Drive Strength
? Weak Pull-Up/-Down
? IEEE 1149.1 (JTAG) Boundary Scan Test
? Pin-Compatible Packages across the IGLOO? Family
Clock Conditioning Circuit (CCC) and PLL?
? Up to Six CCC Blocks, One with an Integrated PLL
? Configurable Phase Shift, Multiply/Divide, Delay
Capabilities, and External Feedback
? Wide Input Frequency Range (1.5 MHz up to 250 MHz)
Embedded Memory
? 1 kbit of FlashROM User Nonvolatile Memory
? SRAMs and FIFOs with Variable-Aspect-Ratio 4,608-Bit RAM
Blocks (×1, ×2, ×4, ×9, and ×18 organizations)?
? True Dual-Port SRAM (except × 18 organization)?
Enhanced Commercial Temperature Range
? –20°C to +70°C
供應商 | 型號 | 品牌 | 批號 | 封裝 | 庫存 | 備注 | 價格 |
---|---|---|---|---|---|---|---|
Microsemi(美高森美) |
24+ |
CSP201 |
7350 |
現貨供應,當天可交貨!免費送樣,原廠技術支持!!! |
詢價 | ||
Microch |
20+ |
NA |
33560 |
原裝優(yōu)勢主營型號-可開原型號增稅票 |
詢價 | ||
ACTEL/愛特 |
25+ |
25000 |
原廠原包 深圳現貨 主打品牌 假一賠百 可開票! |
詢價 | |||
ALCATEL |
24+ |
PLCC44 |
3500 |
原裝現貨,可開13%稅票 |
詢價 | ||
AMIS |
24+ |
PLCC-44 |
5650 |
公司原廠原裝現貨假一罰十!特價出售!強勢庫存! |
詢價 | ||
ALCATEL |
2023+ |
PLCC44 |
50000 |
原裝現貨 |
詢價 | ||
Microsemi SoC |
23+ |
201-VFBGA |
11200 |
主營:汽車電子,停產物料,軍工IC |
詢價 | ||
Microsemi Corporation |
22+ |
201CSP |
9000 |
原廠渠道,現貨配單 |
詢價 | ||
ACTEL/愛特 |
23+ |
BGA |
5000 |
原廠授權代理,海外優(yōu)勢訂貨渠道??商峁┐罅繋齑?詳 |
詢價 | ||
MICROSEMI |
638 |
原裝正品 |
詢價 |