最新无码a∨在线观看,一本av高清一区二区三区,亚洲熟妇色l20p,宅男噜噜69av,中出あ人妻熟女中文字幕

ADS61B23

12 位、80MSPS 模數(shù)轉(zhuǎn)換器 (ADC); ? Maximum Sample Rate: 80 MSPS\n? 12-bit Resolution with No Missing Codes\n? Buffered Analog Inputs with \n? Very Low Input Capacitance ()\n \n? 82 dBc SFDR and 70 dBFS SNR(-1 BFS or 1.8 Vpp input)\n? 85 dBc SFDR (-6 dBFS or 1 Vpp input) \n? 3.5 dB Coarse Gain and up to 6 dB Programmable Fine Gain for SNR and SFDR Trade-Off\n? Parallel CMOS and Double Data Rate (DDR) LVDS Output Options\n? Supports Sine, LVCMOS, LVPECL, LVDS Clock Inputs and Clock Amplitude Down to 400 mVPP\n? Clock Duty Cycle Stabilizer\n? Internal Reference with Support for External Reference\n? External Decoupling Eliminated for References\n? Programmable Output Clock Position and Drive Strength to Ease Data Capture\n? 3.3 V Analog and 1.8 V to 3.3 V Digital Supply \n? 32-pin QFN Package (5 mm × 5 mm)\n? Pin Compatible 12-Bit Family (ADS612X)\n? Temperature range -40°C to 85°C\n? APPLICATIONS \n? Wireless Communications Infrastructure\n? Software Defined Radio\n? Power Amplifier Linearization\n? 802.16d/e\n? Test and Measurement Instrumentation\n? High Definition Video\n? Medical Imaging\n? Radar Systems;

ADS61B23 is a 12-bit A/D converter (ADC) with a maximum sampling frequency of 80 MSPS. It combines high performance and low power consumption in a compact 32-QFN package. The analog inputs use buffers to isolate the switching transients of the internal sample & hold from the external driving circuit. The buffered inputs present very low input capacitance (< 2pF) & wide bandwidth. This makes it easy to drive them at high input frequencies, compared to an ADC without the input buffers.ADS61B23 has coarse and fine gain options that are used to improve SFDR performance at lower full-scale analog input ranges.The digital data outputs are parallel CMOS or DDR LVDS (Double Data Rate). Several features exist to ease data capture?controls for output clock position and output buffer drive strength, plus LVDS current and internal termination programmability. The output interface type, gain, and other functions are programmed using a 3-wire serial interface. Alternatively, some of these functions are configured using dedicated parallel pins so the device starts in the desired state after power-up. ADS61B23 includes internal references, while eliminating the traditional reference pins and associated external decoupling. External reference mode is also supported.\n\nADS61B23 is a 12-bit A/D converter (ADC) with a maximum sampling frequency of 80 MSPS. It combines high performance and low power consumption in a compact 32-QFN package. The analog inputs use buffers to isolate the switching transients of the internal sample & hold from the external driving circuit. The buffered inputs present very low input capacitance (< 2pF) & wide bandwidth. This makes it easy to drive them at high input frequencies, compared to an ADC without the input buffers.ADS61B23 has coarse and fine gain options that are used to improve SFDR performance at lower full-scale analog input ranges.The digital data outputs are parallel CMOS or DDR LVDS (Double Data Rate). Several features exist to ease data capture?controls for output clock position and output buffer drive strength, plus LVDS current and internal termination programmability. The output interface type, gain, and other functions are programmed using a 3-wire serial interface. Alternatively, some of these functions are configured using dedicated parallel pins so the device starts in the desired state after power-up. ADS61B23 includes internal references, while eliminating the traditional reference pins and associated external decoupling. External reference mode is also supported.\n\n

ADS61B23

12-BIT, 80-MSPS ADC WITH BUFFERED ANALOG INPUTS

ADS61B23IRHBR

12-BIT, 80-MSPS ADC WITH BUFFERED ANALOG INPUTS

ADS61B23IRHBT

12-BIT, 80-MSPS ADC WITH BUFFERED ANALOG INPUTS

ADS61B23IRHB25

Package：32-VFQFN 裸露焊盤(pán)；包裝：托盤(pán) 類(lèi)別：集成電路（IC） 模數(shù)轉(zhuǎn)換器（ADC） 描述：IC ADC 12BIT PIPELINED 32VQFN

ADS61B23IRHBR

Package：32-VFQFN 裸露焊盤(pán)；包裝：管件 類(lèi)別：集成電路（IC） 模數(shù)轉(zhuǎn)換器（ADC） 描述：IC ADC 12BIT PIPELINED 32VQFN

ADS61B23IRHBT

Package：32-VFQFN 裸露焊盤(pán)；包裝：管件 類(lèi)別：集成電路（IC） 模數(shù)轉(zhuǎn)換器（ADC） 描述：IC ADC 12BIT PIPELINED 32VQFN