首頁(yè)>87973I-147>規(guī)格書(shū)詳情
87973I-147數(shù)據(jù)手冊(cè)Renesas中文資料規(guī)格書(shū)

廠商型號(hào) |
87973I-147 |
功能描述 | Low Skew, 1-to-12 LVCMOS/LVTTL Clock Multiplier/Zero Delay Buffer |
制造商 | Renesas Renesas Technology Corp |
中文名稱 | 瑞薩 瑞薩科技有限公司 |
數(shù)據(jù)手冊(cè) | |
更新時(shí)間 | 2025-8-15 15:32:00 |
人工找貨 | 87973I-147價(jià)格和庫(kù)存,歡迎聯(lián)系客服免費(fèi)人工找貨 |
相關(guān)芯片規(guī)格書(shū)
更多87973I-147規(guī)格書(shū)詳情
描述 Description
The 87973I-147 is a LVCMOS/LVTTL clock generator and a member of the HiPerClockS? family of High Performance Clock Solutions from IDT. The 87973I-147 has three selectable inputs and provides 14 LVCMOS/LVTTL outputs. The 87973I-147 is a highly flexible device. The three selectable inputs (1 differential and 2 single ended inputs) are often used in systems requiring redundant clock sources. Up to three different output frequencies can be generated among the three output banks. The three output banks and feedback output each have their own output dividers which allows the device to generate a multitude of different bank frequency ratios and output-to-input frequency ratios. In addition, 2 outputs in Bank C (QC2, QC3) can be selected to be inverting or non-inverting. The output frequency range is 10MHz to 150MHz. The input frequency range is 6MHz to 120MHz. The 87973I-147 also has a QSYNC output which can be used for system synchronization purposes. It monitors Bank A and Bank C outputs and goes low one period prior to coincident rising edges of Bank A and Bank C clocks. QSYNC then goes high again when the coincident rising edges of Bank A and Bank C occur. This feature is used primarily in applications where Bank A and Bank C are running at different frequencies, and is particularly useful when they are running at non-integer multiples of one another.
特性 Features
Fully integrated PLL
Fourteen LVCMOS/LVTTL outputs to include: twelve clocks, one feedback, one sync
Selectable differential CLK, nCLK inputs or LVCMOS/LVTTL reference clock inputs
CLK0, CLK1 can accept the following input levels: LVCMOS or LVTTL
CLK, nCLK pair can accept the following differential input levels: LVPECL, LVDS, LVHSTL, SSTL, HCSL
Output frequency range: 10MHz to 150MHz
VCO range: 240MHz to 500MHz
Output skew: 200ps (maximum)
Cycle-to-cycle jitter, (all banks ÷4): 55ps (maximum)
Full 3.3V supply voltage
-40°C to 85°C ambient operating temperature
Compatible with PowerPC? and Pentium? Microprocessors
Available in both standard (RoHS 5) and lead-free (RoHS 6) packages
供應(yīng)商 | 型號(hào) | 品牌 | 批號(hào) | 封裝 | 庫(kù)存 | 備注 | 價(jià)格 |
---|---|---|---|---|---|---|---|
TE/泰科 |
2508+ |
/ |
209858 |
一級(jí)代理,原裝現(xiàn)貨 |
詢價(jià) | ||
MOLEX/莫仕 |
22+ |
N/A |
12245 |
現(xiàn)貨,原廠原裝假一罰十! |
詢價(jià) | ||
MOLEX/莫仕 |
2450+ |
8540 |
只做原裝正品假一賠十為客戶做到零風(fēng)險(xiǎn)!! |
詢價(jià) | |||
MOLEX/莫仕 |
23+ |
NA |
12730 |
原裝正品代理渠道價(jià)格優(yōu)勢(shì) |
詢價(jià) | ||
IDT |
2023+ |
LQFP52 |
8635 |
一級(jí)代理優(yōu)勢(shì)現(xiàn)貨,全新正品直營(yíng)店 |
詢價(jià) | ||
Renesas |
25+ |
電聯(lián)咨詢 |
7800 |
公司現(xiàn)貨,提供拆樣技術(shù)支持 |
詢價(jià) | ||
molex |
24+ |
SMD |
598000 |
原裝現(xiàn)貨假一賠十 |
詢價(jià) | ||
MOLEX |
2447 |
SMD |
100500 |
一級(jí)代理專營(yíng)品牌!原裝正品,優(yōu)勢(shì)現(xiàn)貨,長(zhǎng)期排單到貨 |
詢價(jià) | ||
MOLEX/莫仕 |
22+ |
NA |
35000 |
原裝現(xiàn)貨,假一罰十 |
詢價(jià) | ||
S |
24+ |
NA/ |
404 |
優(yōu)勢(shì)代理渠道,原裝正品,可全系列訂貨開(kāi)增值稅票 |
詢價(jià) |