首頁(yè)>74SSTUB32868AZRHR.Z>規(guī)格書詳情
74SSTUB32868AZRHR.Z中文資料德州儀器數(shù)據(jù)手冊(cè)PDF規(guī)格書

廠商型號(hào) |
74SSTUB32868AZRHR.Z |
功能描述 | 28-BIT TO 56-BIT REGISTERED BUFFER WITH ADDRESS-PARITY TEST |
文件大小 |
533.94 Kbytes |
頁(yè)面數(shù)量 |
25 頁(yè) |
生產(chǎn)廠商 | Texas Instruments |
企業(yè)簡(jiǎn)稱 |
TI2【德州儀器】 |
中文名稱 | 美國(guó)德州儀器公司官網(wǎng) |
原廠標(biāo)識(shí) | ![]() |
數(shù)據(jù)手冊(cè) | |
更新時(shí)間 | 2025-7-31 23:00:00 |
人工找貨 | 74SSTUB32868AZRHR.Z價(jià)格和庫(kù)存,歡迎聯(lián)系客服免費(fèi)人工找貨 |
相關(guān)芯片規(guī)格書
更多74SSTUB32868AZRHR.Z規(guī)格書詳情
1FEATURES
23· Member of the Texas Instruments
Widebus+? Family
· Pinout Optimizes DDR2 DIMM PCB Layout
· 1-to-2 Outputs Support Stacked DDR2 DIMMs
· One Device Per DIMM Required
· Chip-Select Inputs Gate the Data Outputs from Changing State and Minimizes System Power
Consumption
· Output Edge-Control Circuitry Minimizes
Switching Noise in an Unterminated Line
· Supports SSTL_18 Data Inputs
· Differential Clock (CLK and CLK) Inputs
· Supports LVCMOS Switching Levels on the
Chip-Select Gate-Enable, Control, and RESET
Inputs
· Checks Parity on DIMM-Independent Data
Inputs
· Supports industrial temperature range
(-40°C to 85°C)
· RESET Input Disables Differential Input
Receivers, Resets All Registers, and Forces
All Outputs Low, Except QERR
APPLICATIONS
· Heavily loaded DDR2 registered DIMM
DESCRIPTION
This 28-bit 1:2 configurable registered buffer is designed for 1.7-V to 1.9-V VCC operation. One device per DIMM
is required to drive up to 18 stacked SDRAM loads or two devices per DIMM are required to drive up to 36
stacked SDRAM loads.
All inputs are SSTL_18, except the chip-select gate-enable (CSGEN), control (C), and reset (RESET) inputs,
which are LVCMOS. All outputs are edge-controlled circuits optimized for unterminated DIMM loads, and meet
SSTL_18 specifications, except the open-drain error (QERR) output.
The 74SSTUB32868A operates from a differential clock (CLK and CLK). Data are registered at the crossing of
CLK going high and CLK going low.
The 74SSTUB32868A accepts a parity bit from the memory controller on the parity bit (PAR_IN) input, compares
it with the data received on the DIMM-independent D-inputs (D1?D5, D7, D9?D12, D17?D28 when C = 0; or
D1?D12, D17?D20, D22, D24?D28 when C = 1) and indicates whether a parity error has occurred on the
open-drain QERR pin (active low). The convention is even parity; that is, valid parity is defined as an even
number of ones across the DIMM-independent data inputs combined with the parity input bit. To calculate parity,
all DIMM-independent D-inputs must be tied to a known logic state.
The 74SSTUB32868A includes a parity checking function. Parity, which arrives one cycle after the data input to
which it applies, is checked on the PAR_IN input of the device. Two clock cycles after the data are registered,
the corresponding QERR signal is generated.
供應(yīng)商 | 型號(hào) | 品牌 | 批號(hào) | 封裝 | 庫(kù)存 | 備注 | 價(jià)格 |
---|---|---|---|---|---|---|---|
TI(德州儀器) |
24+ |
NFBGA176(6x15) |
7350 |
現(xiàn)貨供應(yīng),當(dāng)天可交貨!免費(fèi)送樣,原廠技術(shù)支持!!! |
詢價(jià) | ||
TI/德州儀器 |
24+ |
NA/ |
1000 |
優(yōu)勢(shì)代理渠道,原裝正品,可全系列訂貨開(kāi)增值稅票 |
詢價(jià) | ||
TI |
23+ |
NA |
20000 |
全新原裝假一賠十 |
詢價(jià) | ||
TI/德州儀器 |
22+ |
BGA-176 |
100000 |
代理渠道/只做原裝/可含稅 |
詢價(jià) | ||
TI |
2023+ |
176-BGA |
50000 |
原裝現(xiàn)貨 |
詢價(jià) | ||
TI/德州儀器 |
25+ |
NFBGA-176 |
860000 |
明嘉萊只做原裝正品現(xiàn)貨 |
詢價(jià) | ||
TI |
1815+ |
BGA |
6528 |
只做原裝正品現(xiàn)貨!或訂貨,假一賠十! |
詢價(jià) | ||
TI |
0836+ |
BGA |
3467 |
一級(jí)代理,專注軍工、汽車、醫(yī)療、工業(yè)、新能源、電力 |
詢價(jià) | ||
TI |
22+ |
176NFBGA (6x15) |
9000 |
原廠渠道,現(xiàn)貨配單 |
詢價(jià) | ||
TI |
24+ |
SOP |
30617 |
TI一級(jí)代理商原裝進(jìn)口現(xiàn)貨 |
詢價(jià) |