最新无码a∨在线观看,一本av高清一区二区三区,亚洲熟妇色l20p,宅男噜噜69av,中出あ人妻熟女中文字幕

首頁>74LVCH16373ADGG>規(guī)格書詳情

74LVCH16373ADGG集成電路(IC)的鎖存器規(guī)格書PDF中文資料

74LVCH16373ADGG
廠商型號

74LVCH16373ADGG

參數(shù)屬性

74LVCH16373ADGG 封裝/外殼為48-TFSOP(0.240",6.10mm 寬);包裝為管件;類別為集成電路(IC)的鎖存器;產(chǎn)品描述:IC 16BIT BUS TXRX 48TSSOP

功能描述

16-bit D-type transparent latch with 5 V tolerant inputs/outputs; 3-state

封裝外殼

48-TFSOP(0.240",6.10mm 寬)

文件大小

261.55 Kbytes

頁面數(shù)量

15

生產(chǎn)廠商

NEXPERIA Nexperia B.V. All rights reserved

中文名稱

安世 安世半導體(中國)有限公司

網(wǎng)址

網(wǎng)址

數(shù)據(jù)手冊

下載地址一下載地址二到原廠下載

更新時間

2025-8-17 15:19:00

人工找貨

74LVCH16373ADGG價格和庫存,歡迎聯(lián)系客服免費人工找貨

74LVCH16373ADGG規(guī)格書詳情

1. General description

The 74LVC16373A and 74LVCH16373A are 16-bit D-type transparent latches with 3-state outputs.

The devices can be used as two 8-bit transparent latches or a single 16-bit transparent latch. The

devices feature two latch enables (1LE and 2LE) and two output enables (1OE and 2OE), each

controlling 8-bits. When nLE is HIGH, data at the inputs enter the latches. In this condition the

latches are transparent, a latch output will change each time its corresponding D-input changes.

When nLE is LOW the latches store the information that was present at the inputs a set-up time

preceding the HIGH-to-LOW transition of nLE. A HIGH on nOE causes the outputs to assume a

high-impedance OFF-state. Operation of the nOE input does not affect the state of the latches.

Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices

as translators in mixed 3.3 V and 5 V environments.

Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times.

This device is fully specified for partial power down applications using IOFF. The IOFF circuitry

disables the output, preventing the potentially damaging backflow current through the device when

it is powered down.

Bus hold on the data inputs eliminates the need for external pull-up resistors to hold unused inputs.

2. Features and benefits

? Overvoltage tolerant inputs to 5.5 V

? Wide supply voltage range from 1.2 V to 3.6 V

? CMOS low power dissipation

? MULTIBYTE flow-through standard pinout architecture

? Multiple low inductance supply pins for minimum noise and ground bounce

? Direct interface with TTL levels

? All data inputs have bus hold (74LVCH16373A only)

? IOFF circuitry provides partial Power-down mode operation

? Complies with JEDEC standards:

? JESD8-7A (1.65 V to 1.95 V)

? JESD8-5A (2.3 V to 2.7 V)

? JESD8-C/JESD36 (2.7 V to 3.6 V)

? ESD protection:

? HBM JESD22-A114F exceeds 2000 V

? MM JESD22-A115-B exceeds 200 V

? CDM ANSI/ESDA/Jedec JS-002 exceeds 1000 V

? Specified from -40 °C to +85 °C and -40 °C to +125 °C

產(chǎn)品屬性

  • 產(chǎn)品編號:

    74LVCH16373ADGG,51

  • 制造商:

    Nexperia USA Inc.

  • 類別:

    集成電路(IC) > 鎖存器

  • 系列:

    74LVCH

  • 包裝:

    管件

  • 邏輯類型:

    D 型透明鎖存器

  • 電路:

    8:8

  • 輸出類型:

    三態(tài)

  • 電壓 - 供電:

    1.2V ~ 3.6V

  • 延遲時間 - 傳播:

    1.5ns

  • 電流 - 輸出高、低:

    24mA,24mA

  • 工作溫度:

    -40°C ~ 125°C

  • 安裝類型:

    表面貼裝型

  • 封裝/外殼:

    48-TFSOP(0.240",6.10mm 寬)

  • 供應商器件封裝:

    48-TSSOP

  • 描述:

    IC 16BIT BUS TXRX 48TSSOP

供應商 型號 品牌 批號 封裝 庫存 備注 價格
TI/德州儀器
22+
TSSOP
18000
原裝正品
詢價
恩XP
2024
TSSOP48
58209
16余年資質 絕對原盒原盤代理渠道 更多數(shù)量
詢價
PHI
22+
TSSOP
8000
原裝正品支持實單
詢價
恩XP
23+
N/A
6000
公司只做原裝,可來電咨詢
詢價
ADI
23+
TSSOP
7000
詢價
恩XP
22+
TSSOP
20000
原裝現(xiàn)貨,實單支持
詢價
恩XP
2447
TSSOP
100500
一級代理專營品牌!原裝正品,優(yōu)勢現(xiàn)貨,長期排單到貨
詢價
恩XP
22+
NA
500000
萬三科技,秉承原裝,購芯無憂
詢價
TEXAS INSTRUMENTS
2022+
原廠原包裝
8600
全新原裝 支持表配單 中國著名電子元器件獨立分銷
詢價
恩XP
24+
N/A
16000
原裝正品現(xiàn)貨支持實單
詢價