首頁>74HCT4053-Q100>規(guī)格書詳情
74HCT4053-Q100中文資料數(shù)據(jù)手冊PDF規(guī)格書
74HCT4053-Q100規(guī)格書詳情
General description
The 74HC4053-Q100; 74HCT4053-Q100 is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL (LSTTL). It is specified in compliance with JEDEC standard no. 7A.
Features and benefits
■ Automotive product qualification in accordance with AEC-Q100 (Grade 1)
◆ Specified from -40 °C to +85 °C and from -40 °C to +125 °C
■ Wide analog input voltage range from -5 V to +5 V
■ Low ON resistance:
◆ 80 Ω (typical) at VCC - VEE = 4.5 V
◆ 70 Ω (typical) at VCC - VEE = 6.0 V
◆ 60 Ω (typical) at VCC - VEE = 9.0 V
■ Logic level translation: to enable 5 V logic to communicate with ?5 V analog signals
■ Typical ‘break before make’ built-in
■ ESD protection:
◆ MIL-STD-883, method 3015 exceeds 2000 V
◆ HBM JESD22-A114F exceeds 2000 V
◆ MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 Ω)
◆ CDM AEC-Q100-011 revision B exceeds 1000 V
■ Multiple package options
Applications
■ Analog multiplexing and demultiplexing
■ Digital multiplexing and demultiplexing
■ Signal gating
供應(yīng)商 | 型號 | 品牌 | 批號 | 封裝 | 庫存 | 備注 | 價格 |
---|---|---|---|---|---|---|---|
HAS |
24+ |
SOP24 |
22055 |
鄭重承諾只做原裝進口現(xiàn)貨 |
詢價 | ||
PHI |
23+ |
30000 |
百分百進口原裝環(huán)保整盤 |
詢價 | |||
HAS |
24+ |
NA/ |
50 |
優(yōu)勢代理渠道,原裝正品,可全系列訂貨開增值稅票 |
詢價 | ||
PHIL |
23+ |
NA |
20000 |
全新原裝假一賠十 |
詢價 | ||
恩XP |
25+ |
SOP |
3200 |
全新原裝、誠信經(jīng)營、公司現(xiàn)貨銷售 |
詢價 | ||
HAS |
21+ |
SOP24 |
50 |
原裝現(xiàn)貨假一賠十 |
詢價 | ||
Nexperia |
24+ |
SO-16 |
30000 |
一級代理進口原裝現(xiàn)貨假一賠十 |
詢價 | ||
ph |
24+ |
N/A |
6980 |
原裝現(xiàn)貨,可開13%稅票 |
詢價 | ||
恩XP |
22+ |
NA |
500000 |
萬三科技,秉承原裝,購芯無憂 |
詢價 | ||
PHI |
23+ |
SOP |
12300 |
詢價 |