最新无码a∨在线观看,一本av高清一区二区三区,亚洲熟妇色l20p,宅男噜噜69av,中出あ人妻熟女中文字幕

74HC74DB

Dual D-type flip-flop with set and reset; positive-edge trigger

GENERALDESCRIPTION The74HC/HCT74arehigh-speedSi-gateCMOSdevicesandarepincompatiblewithlowpowerSchottkyTTL(LSTTL).TheyarespecifiedincompliancewithJEDECstandardno.7A. FEATURES ?Outputcapability:standard ?ICCcategory:flip-flops

PHI

74HC74DB

Dual D-type flip-flop with set and reset; positive edge-trigger

Generaldescription The74HC74and74HCT74aredualpositiveedgetriggeredD-typeflip-flop.Theyhaveindividualdata(nD),clock(nCP),set(nSD)andreset(nRD)inputs,andcomplementarynQandnQoutputs.DataatthenD-input,thatmeetstheset-upandholdtimerequirementsontheLOW-to-HI

ETC

74HC74DB

Dual D-type flip-flop with set and reset; positive edge-trigger

Generaldescription The74HC74and74HCT74aredualpositiveedgetriggeredD-typeflip-flop.Theyhaveindividualdata(nD),clock(nCP),set(nSD)andreset(nRD)inputs,andcomplementarynQandnQoutputs.DataatthenD-input,thatmeetstheset-upandholdtimerequirementsontheLOW-to-HI

ETC

74HC74DB

Dual D-type flip-flop with set and reset; positive edge-trigger; ? Input levels:? For 74HC74: CMOS level\n? For 74HCT74: TTL level\n\n? Symmetrical output impedance\n? Low power dissipation\n? High noise immunity\n? Balanced propagation delays\n? Specified in compliance with JEDEC standard no. 7A\n? ESD protection:? HBM JESD22-A114F exceeds 2000 V\n? MM JESD22-A115-A exceeds 200 V\n\n? Multiple package options\n? Specified from -40 °C to +85 °C and from -40 °C to +125 °C\n;

The 74HC74 and 74HCT74 are dual positive edge triggered D-type flip-flop. They have individual data (nD), clock (nCP), set (nSD) and reset (nRD) inputs, and complementary nQ and nQ outputs. Data at the nD-input, that meets the set-up and hold time requirements on the LOW-to-HIGH clock transition, is stored in the flip-flop and appears at the nQ output. Schmitt-trigger action in the clock input, makes the circuit highly tolerant to slower clock rise and fall times. Inputs include clamp diodes that enable the use of current limiting resistors to interface inputs to voltages in excess of VCC.\n

74HC74DB

Dual D-type flip-flop with set and reset; positive edge-trigger

PHI

74HC74DB

Dual D-type flip-flop with set and reset; positive edge-trigger

PHI

74HC74DB118

Dual D-type flip-flop with set and reset; positive edge-trigger

PHI

74HC74DB,112

Package：14-SSOP（0.209"，5.30mm 寬）；包裝：卷帶（TR） 功能：設(shè)置（預(yù)設(shè)）和復(fù)位 類別：集成電路（IC） 觸發(fā)器 描述：IC FF D-TYPE DUAL 1BIT 14SSOP

ETC

74HC74DB,118

Package：14-SSOP（0.209"，5.30mm 寬）；包裝：卷帶（TR） 功能：設(shè)置（預(yù)設(shè)）和復(fù)位 類別：集成電路（IC） 觸發(fā)器 描述：IC FF D-TYPE DUAL 1BIT 14SSOP

ETC