最新无码a∨在线观看,一本av高清一区二区三区,亚洲熟妇色l20p,宅男噜噜69av,中出あ人妻熟女中文字幕

74HC194

4-bit bidirectional universal shift register

GENERALDESCRIPTION The74HC/HCT194arehigh-speedSi-gateCMOSdevicesandarepincompatiblewithlowpowerSchottkyTTL(LSTTL).TheyarespecifiedincompliancewithJEDECstandardno.7A. Thefunctionalcharacteristicsofthe74HC/HCT1944-bitbidirectionaluniversalshiftregistersareind

PHI

74HC194

4-bit bidirectional universal shift gister

GENERALDESCRIPTION The74HC/HCT194arehigh-speedSi-gateCMOSdevicesandarepincompatiblewithlowpowerSchottkyTTL(LSTTL).TheyarespecifiedincompliancewithJEDECstandardno.7A. FEATURES ?Shift-leftandshift-rightcapability ?Synchronousparallelandserialdatatransfer ?E

ETC

74HC194

4-bit bidirectional universal shift register

1.Generaldescription The74HC194isa4-bitbidirectionaluniversalshiftregister.Thesynchronousoperationofthe deviceisdeterminedbythemodeselectinputs(S0,S1).Inparallelloadmode(S0andS1HIGH) dataappearingontheD0toD3inputs,whenS0andS1areHIGH,istransferredt

74HC194D

4-bit bidirectional universal shift register

GENERALDESCRIPTION The74HC/HCT194arehigh-speedSi-gateCMOSdevicesandarepincompatiblewithlowpowerSchottkyTTL(LSTTL).TheyarespecifiedincompliancewithJEDECstandardno.7A. Thefunctionalcharacteristicsofthe74HC/HCT1944-bitbidirectionaluniversalshiftregistersareind

PHI

74HC194D

4-bit bidirectional universal shift register; ? Complies with JEDEC standard no. 7A\n? Input levels:? For 74HC194: CMOS level\n\n? Shift-left and shift-right capability\n? Synchronous parallel and serial data transfer\n? Easily expanded for both serial and parallel operation\n? Asynchronous master reset\n? Hold ('do nothing') mode\n? ESD protection:? HBM JESD22-A114F exceeds 2000 V\n? MM JESD22-A115-A exceeds 200 V\n\n? Specified from -40 °C to +85 °C and -40 °C to +125 °C\n;

The 74HC194 is a 4-bit bidirectional universal shift register. The synchronous operation of the device is determined by the mode select inputs (S0, S1). In parallel load mode (S0 and S1 HIGH) data appearing on the D0 to D3 inputs, when S0 and S1 are HIGH, is transferred to the Q0 to Q3 outputs. When S0 is HIGH and S1 is LOW data is entered serially via DSL and shifted from left to right; when S0 is LOW and S1 is HIGH data is entered serially via DSR and shifted from right to left. DSR and DSL allow multistage shift right or shift left data transfers without interfering with parallel load operation. If both S0 and S1 are LOW, existing data is retained in a hold mode.\n Mode select and data inputs are edge-triggered, responding only to the LOW-to-HIGH transition of the clock (CP). Therefore, the only timing restriction is that the mode control and selected data inputs must be stable one set-up time prior to the positive transition of the clock pulse. When LOW, the asynchronous master reset (MR) overrides all other input conditions and forces the Q outputs LOW.\n Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of VCC.\n

74HC194DB

4-bit bidirectional universal shift register; ? Complies with JEDEC standard no. 7A\n? Input levels:? For 74HC194: CMOS level\n\n? Shift-left and shift-right capability\n? Synchronous parallel and serial data transfer\n? Easily expanded for both serial and parallel operation\n? Asynchronous master reset\n? Hold ('do nothing') mode\n? ESD protection:? HBM JESD22-A114F exceeds 2000 V\n? MM JESD22-A115-A exceeds 200 V\n\n? Specified from -40 °C to +85 °C and -40 °C to +125 °C\n;

The 74HC194 is a 4-bit bidirectional universal shift register. The synchronous operation of the device is determined by the mode select inputs (S0, S1). In parallel load mode (S0 and S1 HIGH) data appearing on the D0 to D3 inputs, when S0 and S1 are HIGH, is transferred to the Q0 to Q3 outputs. When S0 is HIGH and S1 is LOW data is entered serially via DSL and shifted from left to right; when S0 is LOW and S1 is HIGH data is entered serially via DSR and shifted from right to left. DSR and DSL allow multistage shift right or shift left data transfers without interfering with parallel load operation. If both S0 and S1 are LOW, existing data is retained in a hold mode.\n Mode select and data inputs are edge-triggered, responding only to the LOW-to-HIGH transition of the clock (CP). Therefore, the only timing restriction is that the mode control and selected data inputs must be stable one set-up time prior to the positive transition of the clock pulse. When LOW, the asynchronous master reset (MR) overrides all other input conditions and forces the Q outputs LOW.\n Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of VCC.\n

74HC194DB

4-bit bidirectional universal shift register

1.Generaldescription The74HC194isa4-bitbidirectionaluniversalshiftregister.Thesynchronousoperationofthe deviceisdeterminedbythemodeselectinputs(S0,S1).Inparallelloadmode(S0andS1HIGH) dataappearingontheD0toD3inputs,whenS0andS1areHIGH,istransferredt

74HC194N

High-Speed CMOS Logic 4-Bit Bidirectional Universal Shift Register

74HC194D,653

Package：16-SOIC（0.154"，3.90mm 寬）；包裝：卷帶（TR）剪切帶（CT）Digi-Reel? 得捷定制卷帶 功能：通用 類別：集成電路（IC） 移位寄存器 描述：IC 4BIT BI-DIR SHIFT REG 16SOIC

ETC

74HC194DB,112

Package：16-SSOP（0.209"，5.30mm 寬）；包裝：卷帶（TR）剪切帶（CT）Digi-Reel? 得捷定制卷帶 功能：通用 類別：集成電路（IC） 移位寄存器 描述：IC 4BIT BI-DIR SHIFT REG 16-SSOP

ETC