最新无码a∨在线观看,一本av高清一区二区三区,亚洲熟妇色l20p,宅男噜噜69av,中出あ人妻熟女中文字幕

74AXP1G09

Low-power 2-input AND gate with open-drain

74AXP1G09GN

Low-power 2-input AND gate with open-drain; ? Wide supply voltage range from 0.7 V to 2.75 V\n? Low input capacitance; CI = 0.5 pF (typical)\n? Low output capacitance; CO = 0.7 pF (typical)\n? Low dynamic power consumption; CPD = 1.0 pF at VCC = 1.2 V (typical)\n? Low static power consumption; ICC = 0.6 μA (85 °C maximum)\n? High noise immunity\n? Complies with JEDEC standard:? JESD8-12A.01 (1.1 V to 1.3 V)\n? JESD8-11A.01 (1.4 V to 1.6 V)\n? JESD8-7A (1.65 V to 1.95 V)\n? JESD8-5A.01 (2.3 V to 2.7 V)\n\n? ESD protection:? HBM ANSI/ESDA/JEDEC JS-001 Class 2 exceeds 2 kV\n? CDM JESD22-C101E exceeds 1000 V\n\n? Latch-up performance exceeds 100 mA per JESD 78 Class II\n? Input accepts voltages up to 2.75 V\n? Low noise overshoot and undershoot < 10 % of VCC\n? IOFF circuitry provides partial Power-down mode operation\n? Multiple package options\n? Specified from -40 °C to +85 °C\n;

The 74AXP1G09 is a single 2-input AND gate with open-drain output. The output of the device is an open-drain and can be connected to other open-drain outputs to implement active-LOW wired-OR or active-HIGH wired-AND functions.\n This device ensures very low static and dynamic power consumption across the entire VCC range from 0.7 V to 2.75 V. It is fully specified for partial power down applications using IOFF. The IOFF circuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down.\n

74AXP1G09GS

Low-power 2-input AND gate with open-drain; ? Wide supply voltage range from 0.7 V to 2.75 V\n? Low input capacitance; CI = 0.5 pF (typical)\n? Low output capacitance; CO = 0.7 pF (typical)\n? Low dynamic power consumption; CPD = 1.0 pF at VCC = 1.2 V (typical)\n? Low static power consumption; ICC = 0.6 μA (85 °C maximum)\n? High noise immunity\n? Complies with JEDEC standard:? JESD8-12A.01 (1.1 V to 1.3 V)\n? JESD8-11A.01 (1.4 V to 1.6 V)\n? JESD8-7A (1.65 V to 1.95 V)\n? JESD8-5A.01 (2.3 V to 2.7 V)\n\n? ESD protection:? HBM ANSI/ESDA/JEDEC JS-001 Class 2 exceeds 2 kV\n? CDM JESD22-C101E exceeds 1000 V\n\n? Latch-up performance exceeds 100 mA per JESD 78 Class II\n? Input accepts voltages up to 2.75 V\n? Low noise overshoot and undershoot < 10 % of VCC\n? IOFF circuitry provides partial Power-down mode operation\n? Multiple package options\n? Specified from -40 °C to +85 °C\n;

The 74AXP1G09 is a single 2-input AND gate with open-drain output. The output of the device is an open-drain and can be connected to other open-drain outputs to implement active-LOW wired-OR or active-HIGH wired-AND functions.\n This device ensures very low static and dynamic power consumption across the entire VCC range from 0.7 V to 2.75 V. It is fully specified for partial power down applications using IOFF. The IOFF circuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down.\n

74AXP1G09GX

Low-power 2-input AND gate with open-drain; ? Wide supply voltage range from 0.7 V to 2.75 V\n? Low input capacitance; CI = 0.5 pF (typical)\n? Low output capacitance; CO = 0.7 pF (typical)\n? Low dynamic power consumption; CPD = 1.0 pF at VCC = 1.2 V (typical)\n? Low static power consumption; ICC = 0.6 μA (85 °C maximum)\n? High noise immunity\n? Complies with JEDEC standard:? JESD8-12A.01 (1.1 V to 1.3 V)\n? JESD8-11A.01 (1.4 V to 1.6 V)\n? JESD8-7A (1.65 V to 1.95 V)\n? JESD8-5A.01 (2.3 V to 2.7 V)\n\n? ESD protection:? HBM ANSI/ESDA/JEDEC JS-001 Class 2 exceeds 2 kV\n? CDM JESD22-C101E exceeds 1000 V\n\n? Latch-up performance exceeds 100 mA per JESD 78 Class II\n? Input accepts voltages up to 2.75 V\n? Low noise overshoot and undershoot < 10 % of VCC\n? IOFF circuitry provides partial Power-down mode operation\n? Multiple package options\n? Specified from -40 °C to +85 °C\n;

The 74AXP1G09 is a single 2-input AND gate with open-drain output. The output of the device is an open-drain and can be connected to other open-drain outputs to implement active-LOW wired-OR or active-HIGH wired-AND functions.\n This device ensures very low static and dynamic power consumption across the entire VCC range from 0.7 V to 2.75 V. It is fully specified for partial power down applications using IOFF. The IOFF circuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down.\n

74AXP1G09GM

絲?。?a target="_blank" title="Marking" href="/r9/marking.html">r9；Package：XSON6；Low-power 2-input AND gate with open-drain

74AXP1G09GN

絲?。?a target="_blank" title="Marking" href="/r9/marking.html">r9；Package：XSON6；Low-power 2-input AND gate with open-drain

74AXP1G09GS

絲?。?a target="_blank" title="Marking" href="/r9/marking.html">r9；Package：XSON6；Low-power 2-input AND gate with open-drain

74AXP1G09GX

絲?。?a target="_blank" title="Marking" href="/r9/marking.html">r9；Package：X2SON5；Low-power 2-input AND gate with open-drain

74AXP1G09GNH

Package：6-XFDFN；包裝：卷帶（TR）剪切帶（CT）Digi-Reel? 得捷定制卷帶 類別：集成電路（IC） 門和反相器 描述：IC GATE AND OD 1CH 2-INP 6XSON

ETC

74AXP1G09GSH

Package：6-XFDFN；包裝：卷帶（TR） 類別：集成電路（IC） 門和反相器 描述：IC GATE AND OD 1CH 2-INP 6XSON

ETC