最新无码a∨在线观看,一本av高清一区二区三区,亚洲熟妇色l20p,宅男噜噜69av,中出あ人妻熟女中文字幕

74AUP1G04GX

絲?。?a target="_blank" title="Marking" href="/pc/marking.html">PC；Package：X2SON5；Low-power inverter

1.Generaldescription The74AUP1G04isasingleinverter. Schmitt-triggeractionatallinputsmakesthecircuittolerantofslowerinputriseandfalltimes acrosstheentireVCCrangefrom0.8Vto3.6V. Thisdeviceensuresaverylowstaticanddynamicpowerconsumptionacrosstheentire

74AUP1G04GX

Low-power inverter; ? Wide supply voltage range from 0.8 V to 3.6 V\n? High noise immunity\n? Complies with JEDEC standards:? JESD8-12 (0.8 V to 1.3 V)\n? JESD8-11 (0.9 V to 1.65 V)\n? JESD8-7 (1.2 V to 1.95 V)\n? JESD8-5 (1.8 V to 2.7 V)\n? JESD8-B (2.7 V to 3.6 V)\n\n? ESD protection:? HBM: ANSI/ESDA/JEDEC JS-001 Class 3A exceeds 5000 V\n? CDM: ANSI/ESDA/JEDEC JS-002 Class C3 exceeds 1000 V\n? MM: JESD22-A115-A exceeds 200 V\n\n? Low static power consumption; ICC = 0.9 μA (maximum)\n? Latch-up performance exceeds 100 mA per JESD 78B Class II\n? Inputs accept voltages up to 3.6 V\n? Low noise overshoot and undershoot < 10 % of VCC\n? IOFF circuitry provides partial Power-down mode operation\n? Multiple package options\n? Specified from -40 ° C to +85 ° C and -40 ° C to +125 ° C\n;

The 74AUP1G04 provides the single inverting buffer.\n Schmitt trigger action at all inputs makes the circuit tolerant to slower input rise and fall times across the entire VCC range from 0.8 V to 3.6 V.\n This device ensures a very low static and dynamic power consumption across the entire VCC range from 0.8 V to 3.6 V.\n This device is fully specified for partial Power-down applications using IOFF. The IOFF circuitry disables the output, preventing the damaging backflow current through the device when it is powered down.\n

74AUP1G04GX4

Low-power inverter; ? Wide supply voltage range from 0.8 V to 3.6 V\n? High noise immunity\n? Complies with JEDEC standards:? JESD8-12 (0.8 V to 1.3 V)\n? JESD8-11 (0.9 V to 1.65 V)\n? JESD8-7 (1.2 V to 1.95 V)\n? JESD8-5 (1.8 V to 2.7 V)\n? JESD8-B (2.7 V to 3.6 V)\n\n? ESD protection:? HBM: ANSI/ESDA/JEDEC JS-001 Class 3A exceeds 5000 V\n? CDM: ANSI/ESDA/JEDEC JS-002 Class C3 exceeds 1000 V\n? MM: JESD22-A115-A exceeds 200 V\n\n? Low static power consumption; ICC = 0.9 μA (maximum)\n? Latch-up performance exceeds 100 mA per JESD 78B Class II\n? Inputs accept voltages up to 3.6 V\n? Low noise overshoot and undershoot < 10 % of VCC\n? IOFF circuitry provides partial Power-down mode operation\n? Multiple package options\n? Specified from -40 ° C to +85 ° C and -40 ° C to +125 ° C\n;

The 74AUP1G04 provides the single inverting buffer.\n Schmitt trigger action at all inputs makes the circuit tolerant to slower input rise and fall times across the entire VCC range from 0.8 V to 3.6 V.\n This device ensures a very low static and dynamic power consumption across the entire VCC range from 0.8 V to 3.6 V.\n This device is fully specified for partial Power-down applications using IOFF. The IOFF circuitry disables the output, preventing the damaging backflow current through the device when it is powered down.\n

74AUP1G04GX4

絲?。?a target="_blank" title="Marking" href="/pc/marking.html">PC；Package：X2SON4；Low-power inverter

1.Generaldescription The74AUP1G04isasingleinverter. Schmitt-triggeractionatallinputsmakesthecircuittolerantofslowerinputriseandfalltimes acrosstheentireVCCrangefrom0.8Vto3.6V. Thisdeviceensuresaverylowstaticanddynamicpowerconsumptionacrosstheentire

74AUP1G04GX,125

Package：4-XFDFN 裸露焊盤；包裝：卷帶（TR）剪切帶（CT）Digi-Reel? 得捷定制卷帶 類別：集成電路（IC） 門和反相器 描述：IC INVERTER 1CH 1-INP 5X2SON

ETC

74AUP1G04GX4Z

Package：4-XFDFN；包裝：卷帶（TR） 類別：集成電路（IC） 門和反相器 描述：IC INVERTER 1CH 1-INP 4X2SON

ETC